Yield Improvement and Test Cost Optimization for 3D Stacked ICs | IEEE Conference Publication | IEEE Xplore