Testable Design for Electrical Testing of Open Defects at Interconnects in 3D ICs | IEEE Conference Publication | IEEE Xplore