Cost-Effective TAP-Controlled Serialized Compressed Scan Architecture for 3D Stacked ICs | IEEE Conference Publication | IEEE Xplore