Novel Low Cost and Double Node Upset Tolerant Latch Design for Nanoscale CMOS Technology | IEEE Conference Publication | IEEE Xplore