Architecture for Reliable Scan-Dump in the Presence of Multiple Asynchronous Clock Domains in FPGA SoCs | IEEE Conference Publication | IEEE Xplore