3D IC Memory BIST Controller Allocation for Test Time Minimization Under Power Constraints | IEEE Conference Publication | IEEE Xplore