Usable Circuits with Imperfect Scan Logic | IEEE Conference Publication | IEEE Xplore