Configurable and High-Level Pipelined Lattice-Based Post Quantum Cryptography Hardware Accelerator Design | IEEE Conference Publication | IEEE Xplore