An optimized hardware architecture of 4×4, 8×8, 16×16 and 32×32 inverse transform for HEVC | IEEE Conference Publication | IEEE Xplore