Enhancing Detection of SSVEPs for High-Speed Brain-Computer Interface with a Siamese Architecture | IEEE Conference Publication | IEEE Xplore