Accelerating the Shuffled Frog Leaping algorithm by parallel implementations in FPGAs | IEEE Conference Publication | IEEE Xplore