Design of Heterogeneous Reconfigurable Cipher Engine Basing on FPGA+ASIC | IEEE Conference Publication | IEEE Xplore