Exploiting CPU parallelism for triangle listing using hybrid summarized bit batch vector | IEEE Conference Publication | IEEE Xplore