From LIF to AdEx neuron models: Accelerated analog 65 nm CMOS implementation | IEEE Conference Publication | IEEE Xplore