Design of a Switch-Level Analog Model for Verilog | IEEE Conference Publication | IEEE Xplore