Simulation-based hierarchical sizing and biasing of analog firm IPs | IEEE Conference Publication | IEEE Xplore