Development and experimental validation of a mechanistic model of a recombinase-based temporal logic gate | IEEE Conference Publication | IEEE Xplore