Logic Minimization Based on Dual Logic | IEEE Conference Publication | IEEE Xplore