Three hardware implementations for the binary modular exponentiation: sequential, parallel and systolic | IEEE Conference Publication | IEEE Xplore