A design environment with simulation and formal verification (syr-padde) | IEEE Conference Publication | IEEE Xplore