An Implementation of a Grid Square Codes Generator on a RISC-V Processor | IEEE Conference Publication | IEEE Xplore