Approximation-aware Multi-Level Cells STT-RAM cache architecture | IEEE Conference Publication | IEEE Xplore