CMOS interleaved distributed 2 × 3 matrix amplifier employing active post distortion and optimum gate bias linearization technique | IEEE Conference Publication | IEEE Xplore