A low-area and low-latency network on chip | IEEE Conference Publication | IEEE Xplore