Parallel clock tree synthesis | IEEE Conference Publication | IEEE Xplore