Security Improvement of FPGA Design Against Timing Side Channel Attack Using Dynamic Delay Management | IEEE Conference Publication | IEEE Xplore