Power-Management based on Reconfigurable Last-Cache level on Non-volatile Memories in Chip-Multi processors | IEEE Conference Publication | IEEE Xplore