Reconfigurations for Processor Arrays with Faulty Switches and Links | IEEE Conference Publication | IEEE Xplore