Synthesis of Hybrid and d-valued Quantum Logic Circuits | IEEE Conference Publication | IEEE Xplore