Analyzing Fault Models for Reversible Logic Circuits | IEEE Conference Publication | IEEE Xplore