Design and implementation of high performance dynamic 64-bit parallel adder with enhanced testability | IEEE Conference Publication | IEEE Xplore