Combined transistor sizing with buffer insertion for timing optimization | IEEE Conference Publication | IEEE Xplore