Design validation of .18 /spl mu/m 1 GHz cache and register arrays | IEEE Conference Publication | IEEE Xplore