Effect of technology scaling on digital CMOS logic styles | IEEE Conference Publication | IEEE Xplore