On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation | IEEE Conference Publication | IEEE Xplore