Multi-thread VLIW processor architecture for HDTV decoding | IEEE Conference Publication | IEEE Xplore