A 0.10 /spl mu/m CMOS, 1.2 V, 2 GHz phase-locked loop with gain compensation VCO | IEEE Conference Publication | IEEE Xplore