High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies | IEEE Conference Publication | IEEE Xplore