Low-power sequential access memory design | IEEE Conference Publication | IEEE Xplore