The iFlow design factory infrastructure for a 17M-gate, 0.13/spl mu/m, 333MHz design [SoC design] | IEEE Conference Publication | IEEE Xplore