A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop

A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop | IEEE Conference Publication | IEEE Xplore