A 1.8-V 3-MS/s 13-bit /spl Delta//spl Sigma/ A/D converter with pseudo data-weighted-averaging in 0.18-/spl mu/m digital CMOS | IEEE Conference Publication | IEEE Xplore