Design-for-digital-testability 30 MHz second-order /spl Sigma/-/spl Delta/ modulator | IEEE Conference Publication | IEEE Xplore