A 3D mixed-mode ESD protection circuit simulation-design methodology | IEEE Conference Publication | IEEE Xplore

A 3D mixed-mode ESD protection circuit simulation-design methodology


Abstract:

Electrostatic discharge (ESD) is a serious IC reliability problem. On-chip ESD protection is used to protect ICs against ESD damage. This paper presents a real 3D mixed-m...Show More

Abstract:

Electrostatic discharge (ESD) is a serious IC reliability problem. On-chip ESD protection is used to protect ICs against ESD damage. This paper presents a real 3D mixed-mode ESD protection circuit simulation-design methodology for ESD design prediction. Practical ESD protection design examples in 0.35 /spl mu/m BiCMOS are given.
Date of Conference: 06-06 October 2004
Date Added to IEEE Xplore: 22 November 2004
Print ISBN:0-7803-8495-4
Conference Location: Orlando, FL, USA

Contact IEEE to Subscribe

References

References is not available for this document.