A soft-error hardened latch scheme for SoC in a 90 nm technology and beyond | IEEE Conference Publication | IEEE Xplore