A yield and speed enhancement scheme under within-die variations on 90nm LUT array | IEEE Conference Publication | IEEE Xplore