Design guideline for resistive termination of on-chip high-speed interconnects | IEEE Conference Publication | IEEE Xplore