Simulation and Modeling of Substrate Noise Generation from Synchronous and Asynchronous Digital Logic Circuits | IEEE Conference Publication | IEEE Xplore