Chip-Level Substrate Noise Analysis with Emphasis of Vertical Impurity Profile for Isolation | IEEE Conference Publication | IEEE Xplore