Modeling and Simulation of Noise in Closed-Loop All-Digital PLLs using Verilog-A | IEEE Conference Publication | IEEE Xplore